Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout parasitics and device parameter prediction using graph neural networks

Layout parasitics and device parameter prediction using graph neural networks

US Patent 12217151 · Granted Feb 4, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

VLSI placement optimization using self-supervised graph clustering2025
Lithography simulation using a neural network2025
Fine-grained per-vector scaling for neural network quantization2025
Reducing crosstalk pessimism using GPU-accelerated gate simulation and machine l2025
Rail power density aware standard cell placement for integrated circuits2025
Signaling over RC-dominated transmission lines2025
Standard cell layout generation with applied artificial intelligence2024
Fine-grained per-vector scaling for neural network quantization2024
Level-conversion circuits for signaling across voltage domains2024
Routing connections in integrated circuits based on reinforcement learning2024
Level-conversion circuits for signaling across voltage domains2024
Rail power density aware standard cell placement for integrated circuits2024