Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Rail power density aware standard cell placement for integrated circuits

Rail power density aware standard cell placement for integrated circuits

US Patent 12277376 · Granted Apr 15, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

VLSI placement optimization using self-supervised graph clustering2025
Lithography simulation using a neural network2025
Fine-grained per-vector scaling for neural network quantization2025
Reducing crosstalk pessimism using GPU-accelerated gate simulation and machine l2025
Layout parasitics and device parameter prediction using graph neural networks2025
Standard cell layout generation with applied artificial intelligence2024
Fine-grained per-vector scaling for neural network quantization2024
Routing connections in integrated circuits based on reinforcement learning2024
Rail power density aware standard cell placement for integrated circuits2024
Rail power density aware standard cell placement for integrated circuits2024
Rail power density aware standard cell placement for integrated circuits2024
Rail power density aware standard cell placement for integrated circuits2024