Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-die techniques for asynchnorously comparing voltages

On-die techniques for asynchnorously comparing voltages

US Patent 11777483 · Granted Oct 3, 2023

Estimated economic value: $2,059,232,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technique for enabling on-die noise measurement during ate testing and IST2025
Technique for enabling on-die noise measurement during ate testing and IST2025
Low power and area clock monitoring circuit using ring delay arrangement for clo2025
Detection of electromagnetic fault injection attacks on digital systems2025
On die current sink circuit for overshoot mitigation2025
Integrated current monitor2025
Integrated current monitor2025
Integrated current monitor2025
Integrated current monitor using variable drain-to-source voltages2025
Integrated current monitor using variable drain-to-source voltages2025
Integrated current monitor using variable drain-to-source voltages2025
Transient current-mode signaling scheme for on-chip interconnect fabrics2025