Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › MOS transistors having low-resistance salicide gates and a self-aligned contact between them and method of manufacture

MOS transistors having low-resistance salicide gates and a self-aligned contact between them and method of manufacture

US Patent 7541271 · Granted Jun 2, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

MOS transistors having low-resistance salicide gates and a self-aligned contact 2009
Method for reducing dimensions between patterns on a hardmask2008
Method for reducing dimensions between patterns on a photoresist2007
Method of reducing pattern pitch in integrated circuits2006
Method for reducing dimensions between patterns on a photoresist2006
Method for fabricating read only memory including a first and second exposures t2006
Method for defining a minimum pitch in an integrated circuit beyond photolithogr2005
Patterning method for fabricating integrated circuit2005
Method of fabricating phase shift mask2005
Fabrication method of sub-resolution pitch for integrated circuits2005
Use of sacrificial inorganic dielectrics for dual damascene processes utilizing 2004
Dual salicides for integrated circuits2004