{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Handling concurrent address translation cache misses and hits under those misses while maintaining command order", "item": "https://www.patentleaderboard.com/patent/7539840"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Handling concurrent address translation cache misses and hits under those misses while maintaining command order

Handling concurrent address translation cache misses and hits under those misses while maintaining command order

US Patent 7539840 · Granted May 26, 2009

Estimated economic value: $7,976,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Increased precision neural processing element2024
Neural network processor using compression and decompression of activation data 2024
On-die chip-to-chip (C2C) link state monitor2023
Flexible hardware for high throughput vector dequantization with dynamic vector 2023
Dynamic sequencing of data partitions for optimizing memory utilization and perf2023
Increased precision neural processing element2023
Neural network processor using compression and decompression of activation data 2022
Neural processing element with single instruction multiple data (SIMD) compute l2022
Managing workloads of a deep neural network processor2022
Reducing power consumption in a neural network environment using data management2022
Dynamically partitioning workload in a deep neural network module to reduce powe2022
Enhancing processing performance of artificial intelligence/machine hardware by 2022