Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for recognizing and verifying FIFO structures in integrated circuit designs

Method for recognizing and verifying FIFO structures in integrated circuit designs

US Patent 7536662 · Granted May 19, 2009

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prognostication and amelioration of gas ingress in hydraulic systems2025
Method for producing hypereutectoid steel rail resistant to contact fatigue2025
TOF apparatus and electronic device2025
Sealing machine2025
Multimedia information display method and apparatus, electronic device, and stor2025
Systems and methods for service based network resource allocation2025
Nail clipper organiser2025
Porous heating body and atomizer having same2024
Travel case for toothbrush2024
Adapting an audio bit rate based on changing network conditions2024
Antireflection film, optical element, camera module, and terminal2024
Bottle brush2024