Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient dynamic register file design for multiple simultaneous bit encodings

Efficient dynamic register file design for multiple simultaneous bit encodings

US Patent 7536395 · Granted May 19, 2009

Estimated economic value: $10,497,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compression of entries in a reorder buffer2024
Move elimination2024
Instruction fusion2024
Storing a processing state based on confidence in a predicted branch outcome and2021
Checkpointing speculative register mappings2021
Infrastructure costs and benefits tracking2020
Infrastructure costs and benefits tracking2019
Application and situation-aware community sensing2018
Intelligent adaptation of mobile applications based on constraints and contexts2018
Processor and method for partially flushing a dispatched instruction group inclu2016
Mobile web adaptation techniques2016
Systems and methods for determining relationships between mobile applications an2015