Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Checkpointing speculative register mappings

Checkpointing speculative register mappings

US Patent 10977038 · Granted Apr 13, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compression of entries in a reorder buffer2024
Move elimination2024
Instruction fusion2024
Storing a processing state based on confidence in a predicted branch outcome and2021
Processor and method for partially flushing a dispatched instruction group inclu2016
Configuring plural cores to perform an instruction having a multi-core character2013
Selecting fixed-point instructions to issue on load-store unit2012
Information handling system including a processor with a bifurcated issue queue2012
Tracking deallocated load instructions using a dependence matrix2012
Dependency tracking for enabling successive processor instructions to issue2011
Structure for implementing speculative clock gating of digital logic circuits2011
Information handling system with real and virtual load/store instruction issue q2011