Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Inverting data on result bus to prepare for instruction in the next cycle for high frequency execution units

Inverting data on result bus to prepare for instruction in the next cycle for high frequency execution units

US Patent 7509365 · Granted Mar 24, 2009

Estimated economic value: $7,908,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Resumable instruction generation2024
Just-in-time authentication2023
Microprocessor including an efficiency logic unit2022
Instruction initialization in a dataflow architecture2022
Loop management in multi-processor dataflow architecture2021
Programmable data delivery by load and store agents on a processing chip interfa2020
Accelerated execution of execute instruction target2020
Structure for microprocessor including arithmetic logic units and an efficiency 2019
Generating design structure for microprocessor with arithmetic logic units and a2019
Custom event and attribute generation for use in website traffic data collection2019
Accelerated execution of execute instruction target2018
Single-thread cache miss rate estimation2017