Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Building a simulation of design block using a bus functional model and an HDL testbench

Building a simulation of design block using a bus functional model and an HDL testbench

US Patent 7505887 · Granted Mar 17, 2009

Estimated economic value: $3,565,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Development environment for heterogeneous devices2021
Automatic creation of high-level language callable library for a hardware core2020
Programmable clock monitor2019
Encapsulating metadata of a platform for application-specific tailoring and reus2018
Compilation of system designs2017
Automatic implementation of a customized system-on-chip2017
Secured booting of a field programmable system-on-chip including authentication 2016
Compilation of HLL code with hardware accelerated functions2015
Image file generation and loading2015
Secure key handling for authentication of software for a system-on-chip2015
Compilation of system designs2015
Coprocessor interface architecture and methods of operating the same2013