| 10379927 |
Programmable clock monitor |
Shravanthi Katam, Abhinaya Katta, Jayaram Pvss |
2019-08-13 |
| 9230112 |
Secured booting of a field programmable system-on-chip including authentication of a first stage boot loader to mitigate against differential power analysis |
Edward S. Peterson, Roger D. Flateau, Jr., James D. Wesselkamper, Steven E. McNeil, Jason J. Moore +2 more |
2016-01-05 |
| 9165143 |
Image file generation and loading |
Yatharth K. Kochar, Steven E. McNeil, Jason J. Moore, Roger D. Flateau, Jr., Lawrence C. Hung |
2015-10-20 |
| 9152794 |
Secure key handling for authentication of software for a system-on-chip |
Yatharth K. Kochar |
2015-10-06 |
| 7505887 |
Building a simulation of design block using a bus functional model and an HDL testbench |
John A. Canaris, Jorge Ernesto Carrillo, Yong-Guang Zhu |
2009-03-17 |
| 7272542 |
Method and system for re-targeting integrated circuits |
— |
2007-09-18 |
| 7142008 |
Method and apparatus for clock division on a programmable logic device |
— |
2006-11-28 |
| 7068080 |
Method and apparatus for reducing power consumption within a logic device |
— |
2006-06-27 |
| 6871172 |
Method and apparatus for determining power dissipation |
— |
2005-03-22 |
| 6536017 |
System and method for translating a report file of one logic device to a constraints file of another logic device |
— |
2003-03-18 |