Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for reducing testing times on integrated circuit dies

Systems and methods for reducing testing times on integrated circuit dies

US Patent 7492179 · Granted Feb 17, 2009

Estimated economic value: $26,534,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for converting network packets and circuit system2024
Collision avoidance apparatus and method for vehicle2020
Sealing detection mechanism using RFID tag for container2010
Learning device using RFID tags2010
Switch detection device using RFID tag2010
Substrate damage detection mechanism using RFID tag2010
Panties with skin-whitening effect2009
Method and system for centrally-controlled semiconductor wafer correlation2008
Method and system for centrally-controlled semiconductor wafer correlation2008