{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for joint cache coherency states in multi-interface caches", "item": "https://www.patentleaderboard.com/patent/7484044"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for joint cache coherency states in multi-interface caches

Method and apparatus for joint cache coherency states in multi-interface caches

US Patent 7484044 · Granted Jan 27, 2009

Estimated economic value: $21,790,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and method for implementing a multi-level memory hierarchy2020
Apparatus and method for implementing a multi-level memory hierarchy2019
Resolving multi-core shared cache access conflicts2018
Resolving multi-core shared cache access conflicts2017
Apparatus and method for implementing a multi-level memory hierarchy2017
Dynamically adjusting power of non-core processor circuitry including buffer cir2016
Method and apparatus for store durability and ordering in a persistent memory ar2016
Error correcting code scheme utilizing reserved space2016
Mechanism for achieving high memory reliability, availability and serviceability2016
Method, apparatus, and system for energy efficiency and energy conservation incl2015
Dynamically adjusting power of non-core processor circuitry including buffer cir2014
Mechanism for achieving high memory reliablity, availability and serviceability2014