Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for parallel computations with incomplete input operands

Method and apparatus for parallel computations with incomplete input operands

US Patent 7475393 · Granted Jan 6, 2009

Estimated economic value: $18,767,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic inference of voice command for software operation from help information2017
System for overriding interpreted byte-code with native code2014
Method and apparatus for nested instruction looping using implicit predicates2011
Memory address generation with non-harmonic indexing2009
Method and apparatus for elimination of prolog and epilog instructions in a vect2008
Method and apparatus for elimination of prolog and epilog instructions in a vect2008
Component interconnect with self-clocking data2007
Dataflow graph compression for power reduction in a vector processor2007
Memory access system including support for multiple bus widths2007
Data processing system using multiple addressing modes for SIMD operations and m2007
Data processing system using multiple addressing modes for SIMD operations and m2007
Queuing cache for vectors with elements in predictable order2007