Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for elimination of prolog and epilog instructions in a vector processor using data validity tags and sink counters

Method and apparatus for elimination of prolog and epilog instructions in a vector processor using data validity tags and sink counters

US Patent 7415601 · Granted Aug 19, 2008

Estimated economic value: $14,733,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data analytics system2022
Methods and systems for differentiating one or more objects in a video2020
Correlated cross-feed of audio and video2020
Method and device for dispatching data carrier devices2019
Dynamic inference of voice command for software operation from help information2017
Method and apparatus for providing services to a geographic area2016
Method and apparatus for providing services to a geographic area2016
Automatic sliding door systems, apparatus and methods2015
Computer assisted dispatch incident report video search and tagging systems and 2014
System for overriding interpreted byte-code with native code2014
Automatic sliding door systems, apparatus and methods2013
Method and apparatus for nested instruction looping using implicit predicates2011