Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory access system including support for multiple bus widths

Memory access system including support for multiple bus widths

US Patent 7281066 · Granted Oct 9, 2007

Estimated economic value: $31,683,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Downloading web pages2009
Method and apparatus for parallel computations with incomplete input operands2009
Method and apparatus for elimination of prolog and epilog instructions in a vect2008
Component interconnect with self-clocking data2007
Dataflow graph compression for power reduction in a vector processor2007
Data processing system using multiple addressing modes for SIMD operations and m2007
Streaming vector processor with reconfigurable interconnection switch2007
Scheduler of program instructions for streaming vector processor having intercon2006
Shared memory architecture2006
Adder tree structure digital signal processor system and method2006
Method and apparatus for addressing a vector of elements in a partitioned memory2006
Integrated processor platform supporting wireless handheld multi-media devices2006