Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and system for performing non-local geometric operations for the layout design of a semiconductor device

US Patent 7475376 · Granted Jan 6, 2009

Estimated economic value: $2,284,000

Assignee

Inventors

View full patent text on Google Patents →