Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Macro clock latency computation in multiple iteration clock tree synthesis

Macro clock latency computation in multiple iteration clock tree synthesis

US Patent 11321514 · Granted May 3, 2022

Estimated economic value: $59,855,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cooling fragmented material before milling2025
Logic sharing maximization using non-unique matrix representation2025
Grinder, coffee machine and method for grinding coffee beans2024
Driver resizing using a transition-based pin capacitance increase margin2024
Brewing unit for a coffee machine2023
Identifying redundant logic based on clock gate enable condition2023
Routing congestion based on fractional via cost and via density2023
Routing using rule-based blockage extension2023
Pruning redundant buffering solutions using fast timing models2023
Machine-learning based clustering for clock tree synthesis2023
Grouping cells in cell library based on clustering2023
Post-CTS clock tree restructuring2023