Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing register file checkpointing to support speculative execution within a processor

Method and apparatus for performing register file checkpointing to support speculative execution within a processor

US Patent 7475230 · Granted Jan 6, 2009

Estimated economic value: $3,227,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Re-use of speculative control transfer instruction results from wrong path2025
Re-use of speculative load instruction results from wrong path2024
Managing table accesses for tagged geometric length (TAGE) load value prediction2024
Shared learning table for load value prediction and load address prediction2024
Processing of synchronization barrier instructions2024
Early load execution via constant address and stride prediction2023
Variable entry transitional ring storage for efficiently accessing graphics stat2022
Coarse depth culling during binning2022
Multi-line data prefetching using dynamic prefetch depth2021
Method for reducing fetch cycles for return-type instructions2021
Hybrid lookahead branch target cache2020
Motion based adaptive rendering2020