Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of matching layout shapes patterns in an integrated circuit using walsh patterns

Method of matching layout shapes patterns in an integrated circuit using walsh patterns

US Patent 7472364 · Granted Dec 30, 2008

Estimated economic value: $5,097,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for testing the validity of initial-condition statements in circuit simul2008
Pattern-matching for transistor level netlists2002
Method of extracting 3-D capacitance and inductance parasitics in sub-micron VLS2001