Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing latency in a channel adapter by accelerated I/O control block processing

Reducing latency in a channel adapter by accelerated I/O control block processing

US Patent 7466716 · Granted Dec 16, 2008

Estimated economic value: $6,236,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inertial sensor unit and method for detecting a speech activity2025
Translation support for a virtual cache2024
Translation support for a virtual cache2023
System component having a configurable communication behavior, and method for op2023
Memory preserving parse tree based compression with entropy coding2022
Device for positioning a semiconductor die in a wafer prober2022
Processing control of a sensor system2022
Memory preserving parse tree based compression with entropy coding2022
Integrated circuit with optical tunnel2022
Stressing integrated circuits using a radiation source2021
Suspending translation look-aside buffer purge execution in a multi-processor en2021
Probe card alignment2021