Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit packages with reduced stress on die and associated methods

Integrated circuit packages with reduced stress on die and associated methods

US Patent 7465651 · Granted Dec 16, 2008

Estimated economic value: $21,903,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Flip-chip bumping metal layer and bump structure2025
Glass core substrate printed circuit board for warpage reduction2025
Multi-chip packaging2025
Moisture seal coating of hybrid bonded stacked die package assembly2025
Microelectronic assemblies having topside power delivery structures2025
Multiple wafer stack architecture to enable singulation2025
Microelectronic structures including bridges2025
Microelectronic assemblies having topside power delivery structures2025
Microelectronic assemblies having topside power delivery structures2025
Multi-chip packaging2025
Open cavity bridge co-planar placement architectures and processes2024
Metal-free frame design for silicon bridges for semiconductor packages2024