Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing and structure for transistors with reduced gate to contact spacing

Method for manufacturing and structure for transistors with reduced gate to contact spacing

US Patent 7459734 · Granted Dec 2, 2008

Estimated economic value: $7,156,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High-density neuromorphic computing element2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Semiconductor cell blocks having non-integer multiple of cell heights2024
High-density neuromorphic computing element2024
Method of forming multiple-Vt FETS for CMOS circuit applications2023
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2023
Method of forming a thermal shield in a monolithic 3-d integrated circuit2023
High-density neuromorphic computing element2023
Adjustable, controlled rate plant watering device2023
Semiconductor cell blocks having non-integer multiple of cell heights2023
Method of forming multi-threshold voltage devices and devices so formed2022
Multi-bit, SoC-compatible neuromorphic weight cell using ferroelectric FETs2022