Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transistors having buried n-type and p-type regions beneath the source region

Transistors having buried n-type and p-type regions beneath the source region

US Patent 7456443 · Granted Nov 25, 2008

Estimated economic value: $9,418,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

RF amplifier devices and methods of manufacturing including modularized designs 2025
High electron mobility transistors having reduced drain current drift and method2025
Memory circuitry and method used in forming memory circuitry2025
Memory arrays comprising strings of memory cells and methods used in forming a m2025
IPD components having SiC substrates and devices and processes implementing the 2025
Field effect transistor with stacked unit subcell structure2025
Field effect transistor with selective channel layer doping2025
Memory arrays comprising strings of memory cells and methods used in forming a m2025
Field effect transistor with multiple stepped field plate2025
Radio frequency transistor amplifiers having self-aligned double implanted sourc2025
Group III nitride-based monolithic microwave integrated circuits having multi-la2025
RF amplifier devices including top side contacts and methods of manufacturing2024