Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device testable with a single data rate and/or dual data rate pattern in a merged data input/output pin test mode

Semiconductor memory device testable with a single data rate and/or dual data rate pattern in a merged data input/output pin test mode

US Patent 7454672 · Granted Nov 18, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for battery management and battery system providing the same2025
Polar functional group-partially introduced polymer, preparation method therefor2023
Semiconductor devices2022
Optical unit of lamp for vehicle2021
Apparatus and method for diagnosing failure of switch element2020
Gas injection apparatus and thin film deposition equipment including the same2020
Gas supply unit and thin film deposition apparatus including the same2020
Display device and backlight unit included therein2019
Organic semiconductor compound, production method thereof, and organic electroni2019
Semiconductor test apparatus2018
Reflective diffusion lens, display apparatus having the same2018
Gas injection apparatus and thin film deposition equipment including the same2018