Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Buffer chip and method for controlling one or more memory arrangements

Buffer chip and method for controlling one or more memory arrangements

US Patent 7447805 · Granted Nov 4, 2008

Estimated economic value: $475,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-port DRAM architecture for accessing different memory partitions2014
Chip, multi-chip system in a method for performing a refresh of a memory array2013
Method and system including plural memory controllers and a memory access contro2013
Electronic device having a chip stack2012
Memory system with extended memory density capability2012
Memory circuit having memory chips parallel connected to ports and corresponding2012
Distributed command and address bus architecture for a memory module having port2012
Distributed command and address bus architecture for a memory module having port2012
Method and apparatus for determining a skew2012
Multi-die memory, apparatus and multi-die memory stack2012
Bus termination system and method2011
Bus termination system and method2011