Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Distributed command and address bus architecture for a memory module having portions of bus lines separately disposed

Distributed command and address bus architecture for a memory module having portions of bus lines separately disposed

US Patent 8161219 · Granted Apr 17, 2012

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for shifting a digital signal by a shift time to provide2023
Apparatuses and methods for shifting a digital signal by a shift time to provide2019
Method for generating a digital record and roadside unit of a road toll system i2019
Power saving technique for digital to time converters2017
Circuit, a method and a synthesizer for generating a synthesized signal with a s2016
System and method for generating a data dependent clock for a DAC in a modulator2015
Lifting device for scissor lifts2015
Method and system of a timer based buffer used for metrology2014
Multi-port DRAM architecture for accessing different memory partitions2014
Multi-port DRAM architecture for accessing different memory partitions2014
Multi-port DRAM architecture for accessing different memory partitions2014
Digital-to-analog converter comprising slow converter section and fast converter2014