Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-layer spacer with inhibited recess/undercut and method for fabrication thereof

Multi-layer spacer with inhibited recess/undercut and method for fabrication thereof

US Patent 7446007 · Granted Nov 4, 2008

Estimated economic value: $6,466,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heterojunction bipolar transistors with undercut extrinsic base regions2022
Heterojunction bipolar transistors with an inverted crystalline boundary in the 2020
Sensing memory cells using array control lines2020
Contact module for optimizing emitter and contact resistance2020
Backside integration of RF filters for RF front end modules and design structure2020
Methods of tuning current ratio in a current mirror for transistors formed with 2019
Heterojunction bipolar transistors with multiple emitter fingers and undercut ex2019
Switchable filters and design structures2019
Heterojunction bipolar transistors with a controlled undercut formed beneath the2019
Heterojunction bipolar transistors with a controlled undercut formed beneath the2019
Switchable filters and design structures2018
Switchable filters and design structures2018