Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of optimizing customizable filler cells in an integrated circuit physical design process

Method of optimizing customizable filler cells in an integrated circuit physical design process

US Patent 7444609 · Granted Oct 28, 2008

Estimated economic value: $6,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Translation bandwidth optimized prefetching strategy through multiple translatio2023
Power optimized prefetching in set-associative translation lookaside buffer stru2023
Prefetch store preallocation in an effective address-based cache directory2022
Store prefetches for dependent loads in a processor2022
Dynamically adjusting prefetch depth2022
Dynamically adjusting prefetch depth2021
Operation of a multi-slice processor implementing a unified page walk cache2021
Operation of a multi-slice processor implementing adaptive prefetch control2021
Prefetch queue allocation protection bubble in a processor2021
Processor prefetcher mode governor for switching between prefetch modes2021
Methods and systems for verifying out-of-order page fault detection2021
Prefetch stream allocation for multithreading systems2020