Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automated simulation testbench generation for serializer/deserializer datapath systems

Automated simulation testbench generation for serializer/deserializer datapath systems

US Patent 7444258 · Granted Oct 28, 2008

Estimated economic value: $6,235,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High speed memory interface2019
System for generating a test pattern to detect and isolate stuck faults for an i2017
Detection of frame marker quality2012
Adaptive lossless data compression method for compression of color image data2012
Simulation of digital circuits2012
Automated simulation testbench generation for serializer/deserializer datapath s2012
Automated simulation testbench generation for serializer/deserializer datapath s2012
Automated simulation testbench generation for serializer/deserializer datapath s2012
Verifying non-deterministic behavior of a design under test2012
System and method for optimizing iterative circuit for cyclic redundency check (2011
Generating test coverage bin based on simulation result2010
Circuit design verification2009