Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for optimizing iterative circuit for cyclic redundency check (CRC) calculation

System and method for optimizing iterative circuit for cyclic redundency check (CRC) calculation

US Patent 8051359 · Granted Nov 1, 2011

Estimated economic value: $20,462,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High speed memory interface2019
System for generating a test pattern to detect and isolate stuck faults for an i2017
Detection of frame marker quality2012
Automated simulation testbench generation for serializer/deserializer datapath s2012
Light bulb socket adapter2011
Computer system bus bridge2010
Computer system bus bridge2008
Automated simulation testbench generation for serializer/deserializer datapath s2008
Method, system and program product for building an automated datapath system gen2007
System and method for data phase realignment2007
Computer system architecture for a processor connected to a high speed bus trans2007
Multilevel parallel CRC generation and checking circuit2007