Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of memory and run-time efficient hierarchical timing analysis in programmable logic devices

Method of memory and run-time efficient hierarchical timing analysis in programmable logic devices

US Patent 7437695 · Granted Oct 14, 2008

Estimated economic value: $5,631,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vehicle surround view system and method thereof2025
Live user authentication device, system and method2023
User activity-related monitoring system and method, and a user access authorizat2023
User state monitoring system and method using motion, and a user access authoriz2022
Protection of electronic designs2022
Digital advertising system2021
Hardware acceleration device handoff for using programmable integrated circuits 2018
Hardware acceleration device handoff for using programmable integrated circuits 2018
Software development-based compilation flow for hardware implementation2017
Constraint handling for parameterizable hardware description language2017
Linking of simulators into a circuit design tool2017
Technologies for improving the accuracy of depth cameras2017