Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory BISR architecture for a slice

Memory BISR architecture for a slice

US Patent 7430694 · Granted Sep 30, 2008

Estimated economic value: $4,674,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit side-channel mitigation mechanism2024
High performance regularized network-on-chip architecture2023
Geometric synthesis2022
Method and apparatus for performing multiplier regularization2022
High speed flexible packet classification using network processors2022
Prefix network-directed addition2022
Memory data protection based on authenticated encryption2022
Machine learning training architecture for programmable devices2021
Method and apparatus for performing synthesis for field programmable gate array 2021
Continuous carry-chain packing2021
High performance regularized network-on-chip architecture2021
Methods for using a multiplier to support multiple sub-multiplication operations2020