Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-channel serdes receiver for chip-to-chip and backplane interconnects and method of operation thereof

Multi-channel serdes receiver for chip-to-chip and backplane interconnects and method of operation thereof

US Patent 7426247 · Granted Sep 16, 2008

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vector processor utilizing massively fused operations2025
Apparatuses, methods, and systems for vector processor architecture having an ar2021
Methods and apparatus for improved phase linearity in a multi-phase based clock/2010
Duty cycle correction circuit for high-speed clock signals2010
Multiple frequency generator for quadrature amplitude modulated communications2009
Digital phase-looked loop2009
Common-mode shifting circuit for CML buffers2008
Method and apparatus for receiver detection on a PCI-Express bus2007
Programmable receive-side channel equalizer2007
Multi-channel serdes receiver for chip-to-chip and backplane interconnects and m2007
Multi-channel serdes receiver for chip-to-chip and backplane interconnects and m2007
Multi-channel serdes receiver for chip-to-chip and backplane interconnects and m2007