Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Duty cycle correction circuit for high-speed clock signals

Duty cycle correction circuit for high-speed clock signals

US Patent 7733143 · Granted Jun 8, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Miniaturized self-oscillating active integrated antenna system2024
Power supply noise injection2013
Methods and apparatus for improved phase linearity in a multi-phase based clock/2010
Multiple frequency generator for quadrature amplitude modulated communications2009
Multiple frequency generator for quadrature amplitude modulated communications2009
Digital phase-looked loop2009
Multi-channel serdes receiver for chip-to-chip and backplane interconnects and m2008
Common-mode shifting circuit for CML buffers2008
Common-mode shifting circuit for CML buffers2008
Method and apparatus for receiver detection on a PCI-Express bus2007
Method and apparatus for receiver detection on a PCI-Express bus2007
Programmable receive-side channel equalizer2007