{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for configuring the operating speed of a programmable logic device through a self-timed reference circuit", "item": "https://www.patentleaderboard.com/patent/7417918"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for configuring the operating speed of a programmable logic device through a self-timed reference circuit

Method and apparatus for configuring the operating speed of a programmable logic device through a self-timed reference circuit

US Patent 7417918 · Granted Aug 26, 2008

Estimated economic value: $11,804,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fast FPGA interconnect stitching for wire highways2023
Apparatus for flexible electronic interfaces and associated methods2020
Apparatus for flexible electronic interfaces and associated methods2019
Apparatus for flexible electronic interfaces and associated methods2018
Integrated circuit package with inter-die thermal spreader layers2018
Heterogeneous segmented and direct routing architecture for field programmable g2017
Apparatus for flexible electronic interfaces and associated methods2017
Heterogeneous segmented and direct routing architecture for field programmable g2016
First-in-first-out memory with dual memory banks2016
Fine grain programmable gate architecture with hybrid logic/routing element and 2016
Adjustable drive strength input-output buffer circuitry2015
Integrated circuit package with distributed clock network2015