Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Driving circuit of an output buffer stage having a high speed and a reduced noise induced on power supply

Driving circuit of an output buffer stage having a high speed and a reduced noise induced on power supply

US Patent 7408377 · Granted Aug 5, 2008

Estimated economic value: $7,903,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Level shifter circuit having two-domain level shifting capability2020
Memory device with internal measurement of functional parameters2020
Circuit and method for reading a memory cell of a non-volatile memory device2019
Phase change memory device and method of operation2019
Address decoder for a non-volatile memory array using MOS selection transistors2018
Circuit and method for biasing nonvolatile memory cells2018
Memory device with progressive row reading and related reading method2018
Negative voltage management module for an address decoder circuit of a non-volat2018
Level shifter circuit and associated memory device2018
Row decoder for a non-volatile memory device, and non-volatile memory device2018
Phase change memory device and method of operation2018
Circuit and method for reading a memory cell of a non-volatile memory device2018