Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-synchronising bit error analyser and circuit

Self-synchronising bit error analyser and circuit

US Patent 7404115 · Granted Jul 22, 2008

Estimated economic value: $9,818,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-synchronizing bit error analyzer and circuit2010
Self-synchronizing bit error analyzer and circuit2010
Self-synchronizing bit error analyzer and circuit2010
Self-synchronizing bit error analyzer and circuit2010
Circuit for bit alignment in high speed multichannel data transmission2009
Parallel spectral equalization channels with low density parity check codes2009
Data recovery circuits using oversampling for maverick edge detection/suppressio2009
Image sensing device interface unit2008
Circuit for bit skew suppression in high speed multichannel data transmission2007
Double width data bus, single rate to single width data bus, double rate convert2004
Method and circuit for performing the integrity diagnostic of an artificial neur2003
Neural chip architecture and neural networks incorporated therein2003