Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for bit skew suppression in high speed multichannel data transmission

Circuit for bit skew suppression in high speed multichannel data transmission

US Patent 7240249 · Granted Jul 3, 2007

Estimated economic value: $6,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock recovery for a data receiving unit2016
Switched-mode power supply using ac-dc conversion having inverted control2015
Apparatus and method for accessing a memory device2014
Error correcting code protected quasi-static bit communication on a high-speed b2013
Error correcting code protected quasi-static bit communication on a high-speed b2012
Method and apparatus for handling of clock information in serial link ports2012
Power-on initialization and test for a cascade interconnect memory system2012
Method and apparatus for handling of clock information in serial link ports2010
Self-synchronizing bit error analyzer and circuit2010
Circuit for bit alignment in high speed multichannel data transmission2009
Linear drive device2009
Pseudo-random bit sequence (PRBS) synchronization for interconnects with dual-ta2009