Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pseudo-random bit sequence (PRBS) synchronization for interconnects with dual-tap scrambling devices and methods

Pseudo-random bit sequence (PRBS) synchronization for interconnects with dual-tap scrambling devices and methods

US Patent 7492807 · Granted Feb 17, 2009

Estimated economic value: $3,763,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Post quantum secure ingress/egress network communication2025
Attestation of logic loader code and integrity checking service logic code in a 2025
Key import with hybrid cryptography2024
Authenticating key-value data pairs for protecting node related data2024
Data in transit protection with exclusive control of keys and certificates acros2023
Unified HSM and key management service2023
Optimizing tail latency via workload and resource redundancy in cloud2022
Trust-anchoring of cryptographic objects2022
Secure, multi-level access to obfuscated data for analytics2022
Dynamically slicing datastore query sizes2022
Virtual memory extension layer for hardware security modules2022
Dynamic block intervals for pre-processing work items to be processed by process2021