{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "High aspect ratio contact structure with reduced silicon consumption", "item": "https://www.patentleaderboard.com/patent/7402512"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High aspect ratio contact structure with reduced silicon consumption

High aspect ratio contact structure with reduced silicon consumption

US Patent 7402512 · Granted Jul 22, 2008

Estimated economic value: $1,260,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data storage device and method for hybrid space balancing based on host read aff2025
Substrateless double-sided embedded multi-die interconnect bridge2025
Nested architectures for enhanced heterogeneous integration2025
Alternative surfaces for conductive pad layers of silicon bridges for semiconduc2025
EMIB architecture with dedicated metal layers for improving power delivery2025
Metal-free frame design for silicon bridges for semiconductor packages2024
Nested architectures for enhanced heterogeneous integration2024
Guard ring design enabling in-line testing of silicon bridges for semiconductor 2024
Multi-chip package and method of providing die-to-die interconnects in same2024
Metal-free frame design for silicon bridges for semiconductor packages2024
Package design scheme for enabling high-speed low-loss signaling and mitigation 2024
Silicon groove architectures and manufacturing processes for passive alignment i2024