Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System, method and storage medium for providing a high speed test interface to a memory subsystem

System, method and storage medium for providing a high speed test interface to a memory subsystem

US Patent 7395476 · Granted Jul 1, 2008

Estimated economic value: $7,630,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Internally-generated data storage in spare memory locations2020
Bitwise sparing in a memory system2019
Configurable differential to single ended IO2016
Homogeneous recovery in a redundant memory system2014
Isolation of faulty links in a transmission medium2014
Memory interface having extended strobe burst for read timing calibration2014
Heterogeneous recovery in a redundant memory system2014
Homogeneous recovery in a redundant memory system2014
Advanced memory device having improved performance, reduced power and increased 2014
Power management of a spare DRAM on a buffered DIMM by issuing a power on/off co2014
Memory interface having extended strobe burst for write timing calibration2014
Heterogeneous recovery in a redundant memory system2014