Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bitwise sparing in a memory system

Bitwise sparing in a memory system

US Patent 10261856 · Granted Apr 16, 2019

Estimated economic value: $3,839,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient and selective sparing of bits in memory systems2023
Efficient and selective sparing of bits in memory systems2023
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2023
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2023
Packeted protocol device test system2022
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2021
Method and apparatus to reduce bandwidth overhead of CRC protection on a memory 2021
Efficient and selective sparing of bits in memory systems2021
Efficient and selective sparing of bits in memory systems2021
Using spare bits in memory systems2021
Using dual channel memory as single channel memory with spares2021
Hardware abstraction in software or firmware for hardware calibration2021