Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shift registers free of timing race boundary scan registers with two-phase clock control

Shift registers free of timing race boundary scan registers with two-phase clock control

US Patent 7389457 · Granted Jun 17, 2008

Estimated economic value: $1,309,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Orthogonal data transposition system and method during data transfers to/from a 2022
Results processing circuits and methods associated with computational memory cel2021
Ultra low VDD memory cell with ratioless write port2021
Results processing circuits and methods associated with computational memory cel2021
Orthogonal data transposition system and method during data transfers to/from a 2020
Computational memory cell and processing array device with ratioless write port2020
Read and write data processing circuits and methods associated with computationa2020
Systems and methods involving multi-bank, dual-pipe memory circuitry2020
Systems and methods involving lock loop circuits, distributed duty cycle correct2020
Systems and methods involving lock-loop circuits, clock signal alignment, phase-2019
Systems and methods involving pseudo complementary output buffer circuitry/schem2018
Systems and methods involving lock-loop circuits, clock signal alignment, phase-2017