Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods involving lock-loop circuits, clock signal alignment, phase-averaging feedback clock circuitry

Systems and methods involving lock-loop circuits, clock signal alignment, phase-averaging feedback clock circuitry

US Patent 10425070 · Granted Sep 24, 2019

Estimated economic value: $1,775,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microwave heating sheet2023
Orthogonal data transposition system and method during data transfers to/from a 2022
Results processing circuits and methods associated with computational memory cel2021
Cooking apparatus for cooking packaged ingredients2021
Vehicle supercharging system and control method thereof2021
Ultra low VDD memory cell with ratioless write port2021
Results processing circuits and methods associated with computational memory cel2021
Orthogonal data transposition system and method during data transfers to/from a 2020
Computational memory cell and processing array device with ratioless write port2020
Read and write data processing circuits and methods associated with computationa2020
Systems and methods involving multi-bank, dual-pipe memory circuitry2020
Double data rate circuit and data generation method implementing precise duty cy2020