Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verification of the design of an integrated circuit background

Verification of the design of an integrated circuit background

US Patent 7360138 · Granted Apr 15, 2008

Estimated economic value: $8,007,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Staggered start of BIST controllers and BIST engines2015
Circuit and method for efficient memory repair2013
Functional simulation redundancy reduction by state comparison and pruning2013
Chip lockout protection scheme for integrated circuit devices and insertion ther2013
Warranty monitoring and enforcement for integrated circuit and related design st2013
Dynamically reconfigurable self-monitoring circuit2013
Circuit and method for efficient memory repair2013
Adaptive lossless data compression method for compression of color image data2012
Simulation of digital circuits2012
Automated simulation testbench generation for serializer/deserializer datapath s2012
Verifying non-deterministic behavior of a design under test2012
Verifying non-deterministic behavior of a design under test2012