Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of programming, erasing and reading memory cells in a resistive memory array

Method of programming, erasing and reading memory cells in a resistive memory array

US Patent 7355886 · Granted Apr 8, 2008

Estimated economic value: $3,403,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized read current consumption based on lower page read information for non-2025
On-chip performance throttling2025
Systems and methods for adapting sense time2024
Nanotextured metal powders for 3D printing of metals2024
Data retention reliability2024
Audit techniques for read disturb detection in an open memory block2024
Negative bit line biasing during quick pass write programming2022
Scheme to reduce read disturb for high read intensive blocks in non-volatile mem2020
PUF latch for OTP memory arrays and method of operation2020
Enhanced erase retry of non-volatile storage device2020
MTP-Thyristor memory cell circuits and methods of operation2019
Protection circuit for integrated circuit die-let after scribe cut2019