Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheme to reduce read disturb for high read intensive blocks in non-volatile memory

Scheme to reduce read disturb for high read intensive blocks in non-volatile memory

US Patent 10734084 · Granted Aug 4, 2020

Estimated economic value: $4,362,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optimized read current consumption based on lower page read information for non-2025
On-chip performance throttling2025
Systems and methods for adapting sense time2024
Data retention reliability2024
Audit techniques for read disturb detection in an open memory block2024
Nonvolatile memory with combined reads2023
Negative bit line biasing during quick pass write programming2022
Enhanced erase retry of non-volatile storage device2020
Enhanced erase retry of non-volatile storage device2020
Throughput performance for cross temperature handling scenarios2020
Pre-read voltage pulse for first read error handling2019
Multi-package segmented data transfer protocol for sending sub-request to multip2017