Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Thin passivation layer on 3D devices

Thin passivation layer on 3D devices

US Patent 7354862 · Granted Apr 8, 2008

Estimated economic value: $22,423,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backside wafer treatments to reduce distortions and overlay errors during wafer 2025
Frame reveals with maskless lithography in the manufacture of integrated circuit2024
Selective gate spacers for semiconductor devices2022
Metallic sealants in transistor arrangements2022
Contact stacks to reduce hydrogen in thin film transistor2022
Selective gate spacers for semiconductor devices2021
Chamber with individually controllable plasma generation regions for a reactor f2021
Plasma processing reactor with a magnetic electron-blocking filter external of t2020
Selective deposition utilizing sacrificial blocking layers for semiconductor dev2020
Real-time measurement of a surface charge profile of an electrostatic chuck2020
Method of real time in-situ chamber condition monitoring using sensors and RF co2019
Selective gate spacers for semiconductor devices2019