Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip and at-speed tester for testing and characterization of different types of memories

On-chip and at-speed tester for testing and characterization of different types of memories

US Patent 7353442 · Granted Apr 1, 2008

Estimated economic value: $8,407,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scheme to measure individually rise and fall delays of non-inverting logic cells2019
Scan compression architecture for highly compressed designs and associated metho2019
Scheme to measure individually rise and fall delays of non-inverting logic cells2017
Scan compression architecture for highly compressed designs and associated metho2017
Synchronous on-chip clock controllers2016
Monitoring on-chip clock control during integrated circuit testing2016
Integrated circuit with reduced power consumption in a test mode, and related me2014
Sequential on-chip clock controller with dynamic bypass for multi-clock domain t2014
Testing of multi-clock domains2013
Method and apparatus for testing of a memory with redundancy elements2013
Testing of multi-clock domains2013
Self programmable shared bist for testing multiple memories2010